Introduction
In equivalent oxide thickness (EOT) scaling for the sub-0.5-nm regime, the use of "higher-k" (k > 30) dielectrics is a promising solution for the reduction of gate leakage current (Jg). In this study, we demonstrate extremely scaled higher-k HfO 2 gate stacks. The HfO 2 layer is directly deposited on Si by atomic layer deposition (ALD) without a SiO 2 interfacial layer (IL). The dielectric constant of HfO 2 is enhanced to k = 40 by generating cubic crystallographic phase. [1, 2] By using these fabrication techniques, extremely thin ~0.2 nm EOT was realized.
Experimental
The enhancement of the permittivity of the HfO 2 layer has already been proposed (cap-PDA technique, Fig. 1 ). [1, 2] By using abrupt and short-time annealing with a TiN capping layer, amorphous HfO 2 crystallizes into the high-permittivity cubic phase. The X-ray diffraction (XRD) spectra before and after TiN cap-PDA clearly show that the amorphous phase transforms into the cubic phase [ Fig. 1(c)  & (d)] . However, the results of cross-sectional transmission electron microscopy (X-TEM) show that a thick SiO 2 IL grows simultaneously [ Fig. 1(a) & (b) ]. This is because the oxygen released from HfO 2 during crystallization oxidizes the Si substrate [ Fig. 2(a) ]. In order to suppress IL growth, we have developed a novel oxygen-controlled cap-PDA technique where Ti capping layer was used instead of TiN [ Fig. 2(b) ]. Ti can absorb up to 30 at% of oxygen without forming Ti oxide. [3] Then, it is expected that ~6 nm Ti capping layer can suppress ~2 nm of SiO 2 IL growth by absorbing excess O from HfO 2 . Fig. 3 shows the experimental setup. ALD HfO 2 was directly deposited on the OH-terminated Si surface to form a Si-O-Hf direct contact interface. [4] Ti and TiN were deposited as the capping layer and the gate electrode, respectively.
Direct-contact higher-k HfO 2 gate stacks
X-TEM images of the HfO 2 gate stacks show the effective suppression of the SiO 2 IL growth by Ti cap-PDA (Fig. 4) . Secondary ion mass spectroscopy (SIMS) analysis shows the accumulation of O atoms in the TiN/Ti layer after Ti cap-PDA (Fig. 5) . These O atoms are the residuals released from HfO 2 . XRD spectra (Fig. 6) show the generation of the cubic phase (c-HfO 2 ) in 2.4 nm HfO 2 and the co-existence of the cubic and monoclinic phases (m-HfO 2 ) in 3.2 nm HfO 2 . The plot of the C-V characteristics (Fig. 7) shows that the capacitance of the HfO 2 gate stacks increases as the HfO 2 thickness decreases. From the C-V curve for 2.4 nm HfO 2 nMOS, the 0.25 nm EOT was estimated. The analysis of the impedance-frequency (Z-f) measurements (Fig. 8) shows that the measured real and imaginary parts of the impedance agree with those obtained from the simulations. These results indicate the validity of the 0.25 nm EOT. In the relationship between HfO 2 thickness (T Phys ) and EOT ( Fig. 9) , a very thin EOT abruptly increases at around T Phys = 2.6 nm. The dielectric constant (k) was estimated to be 40 below T Phys = 2.6 nm and 18 above it. These values are consistent with those estimated from the X-TEM images. The extremely high dielectric constant around 40 possibly originated from the cubic phase. On the other hand, an appearance of monoclinic phase in thicker T Phys obviously degraded the permittivity. (See Fig. 6 ) In the Jg-V and Jg-EOT plots ( Fig. 10 & 11) , Jg for the 0.28 nm EOT is large but shows an advantage over the trend for the k = 13 HfO 2 gate stacks in the very thin EOT region. [6] The Id-Vds curve of the nFET (Fig. 12) clearly shows inversion mode operation. The Id-Vgs curve of the 0.25 nm EOT (Fig. 13) shows the apparent on/off feature, but the large Id value expected from a very thin EOT was not obtained. The electron mobility seems to be severely degraded compared to the universal mobility, especially in a very thin EOT (Fig.  14) . The insertion of a SiO 2 IL effectively recovers the mobility. However, for a sub-0.5-nm EOT, an IL thickness of up to 1 ML (~0.3 nm) can be permissible. Such an ultrathin IL would have no drastic effect on recovering the mobility. Control of the interface dipole, fixed charge reduction in high-k gate stacks and electrodes, and interface roughness reduction could be the residual efforts.
Conclusion
We demonstrated extremely scaled higher-k HfO 2 gate stacks by crystallization of ALD-HfO 2 and suppression of the SiO 2 IL. The dielectric constant of HfO 2 was enhanced to 40 and the EOT was decreased to as thin as ~0.2 nm. Mobility degradation will remain as a final issue of sub-0.5 nm EOT scaling. (d) show XRD spectra for TiN-capped HfO 2 before and after cap-PDA, respectively. By using abrupt and shorttime annealing with a capping layer, amorphous HfO 2 crystallizes into the cubic phase. The dielectric constant of cubic HfO 2 is known to be ~50. [1] However, a SiO 2 IL grew simultaneously because of the oxygen released during crystallization. Fig. 2 Concept of IL suppression for cap-PDA in the present study. In (a), TiN hardly absorbs oxygen, and then, oxygen released from HfO 2 oxidizes Si. In (b), the novel oxygen-controlled cap-PDA uses a Ti capping layer, which has strong oxygen absorbability. Reduction of oxygen during PDA suppresses SiO 2 IL formation. Fig. 3 Sample preparation procedure of this experiment. The HfO 2 layer was directly deposited on OHterminated Si without a SiO 2 IL. Source and drain regions were preferentially formed for the gate last FET. 
